skip to main content
10.1145/944645.944680acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

Pareto-optimization-based run-time task scheduling for embedded systems

Published:01 October 2003Publication History

ABSTRACT

Pareto-set-based optimization can be found in several different areas of embedded system design. One example is task scheduling, where different task mapping and ordering choices for a target platform will lead to different performance/cost tradeoffs. To explore this design space at run-time, a fast and effective heuristic is needed. We have modeled the problem as the well known Multiple Choice Knapsack Problem(MCKP) and have developed a fast greedy heuristic for the run-time task scheduling. To show the effectiveness of our algorithm, examples from randomly generated task graphs and realistic applications are studied. Compared to the optimal dynamic programming solver, the heuristic is more than ten times faster while the result is less than 5\% away from the optimum. Moreover, due to its iterative feature, the algorithm is well suitable to be used as an on-line algorithm.

References

  1. M. Akbar et al. Heuristic Solutions for the Multiple-Choice Multi-Dimension Knapsack Problem. In Int. Conf. Computational Science, pages 112--117, June 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. A. Azevedo et al. Profile-based dynamic voltage scheduling using program checkpoints. In Proc. Design Automation and Test in Europe, pages 168--75, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. E.-Y. Chung, L. Benini, and G. De Micheli. Contents Provider-Assisted Dynamic Voltage Scaling for Low Energy Multimedia Applications. In Proc. Int. Symp. on Low Power Electronic Device, pages 42--7, Aug. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan. High-Efficiency Multiple-Output DC-DC Conversion for Low-Voltage Systems. IEEE Trans. VLSI Syst., 8(3):252--63, June 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task Graphs for Free. In Proc. Int. Work. Hardware/Software Codesign(CODES), pages 97--101, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. T. Givargis, F. Vahid, and J. Henkel. System-level Exploration for Pareto-optimal Configurations in Parameterized System-on-a-Chip. IEEE Trans. VLSI Syst., 10(4):579--592, Aug. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. I. Hong et al. Power Optimization of Variable Voltage Core-Based Systems. IEEE Trans. Computer Aided Design, 18(12):1702--14, Dec. 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. N. K. Jha. Low Power System Scheduling and Synthesis. In Int. Conf. Computer-Aided Design, pages 259--63, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. S. Lee and T. Sakurai. Run-Time Voltage Hopping for Low-Power Real-Time Systems. In Proc. 38th Design Automation Conf., pages 806--9, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. S. Lee, S. Yoo, and K. Choi. An Intra-task Dynamic Voltage Scaling Method for SoC Design with Hierarchical FSM and Synchronous Dataflow Model. In Proc. Int. Symp. on Low Power Electronic Device, pages 84--7, Aug. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. C. L. Liu and J. W. Layland. Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. J. ACM, 20(1):46--61, Jan. 1973. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. S. Martello and P. Toth. Knapsack Problems: Algorithms and Computer Implementations. John Wiley and Sons, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. P. Mejia-Alvarez, E. Levner, and D. Mosse. Power-Optimized Scheduling Server for Real-Time Tasks. In Proc. the 8th IEEE Real-Time and Embedded Technology and Applications Symp., 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. D. Pisinger. Algorithms for Knapsack Problems. PhD thesis, Dept. of Computer Science, University of Copenhagen, Denmark, 1995.Google ScholarGoogle Scholar
  15. J. Pouwelse, K. Langendoen, and H. Sips. Energy Priority Scheduling for Variable Voltage Processors. In Proc. Int. Symp. on Low Power Electronic Device, pages 28--33, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. G. Quan and X. Hu. Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors. In Proc. 38th Design Automation Conf., 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. K. Ramamritham and J. A. Stankovic. Scheduling Algorithms and Operation Systems Support for Real-Time Systems. Proc. IEEE, 82(1):55--67, Jan. 1994.Google ScholarGoogle ScholarCross RefCross Ref
  18. D. Shin, J. Kim, and S. Lee. Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis. In Proc. 38th Design Automation Conf., pages 438--43, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Y. Shin and K. Choi. Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems. In Proc. 36th Design Automation Conf., pages 134--139, 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Y. Shin, K. Choi, and T. Sakurai. Power Optimization of Real-Time Embedded Systems on Variable Speed Processors. In Int. Conf. Computer-Aided Design, pages 365--8, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. P. Yang et al. Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems. In Proc. Int. Symp. on System Synthesis, pages 112--9, Oct. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Pareto-optimization-based run-time task scheduling for embedded systems

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
            October 2003
            242 pages
            ISBN:1581137427
            DOI:10.1145/944645

            Copyright © 2003 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 1 October 2003

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • Article

            Acceptance Rates

            Overall Acceptance Rate280of864submissions,32%

            Upcoming Conference

            ESWEEK '24
            Twentieth Embedded Systems Week
            September 29 - October 4, 2024
            Raleigh , NC , USA

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader