Juan-Antonio Carballo
Jeffrey L. Burns
ABSTRACT
Supply-voltage reduction is a known technique for reducing CMOS active power. We propose a semi-custom voltage-island approach based on internal regulation and selective custom design. This approach enables transparent embedding, since no additional external power supply is needed. We apply the approach to high-speed serial links, and we show that high performance is retained through targeted application of custom circuit and logic design. A chip is presented that evaluates the presented approach on a 3000-gate 3.2-Gbps multi-protocol serial-link receiver logic core. When reducing the supply from 1.2V to 0.95V, the chip demonstrates power savings of over 25%.
- H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation", IEEE Journal of Solid State Circuits, volume 34, issue 5, May 1999. Pages: 670 --674.Google Scholar
Cross Ref
- W.-H. Chen, G.-K. Dehang, J.-W. Chen, and S.-I. Liu, "A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme", IEEE Journal of Solid State Circuits, volume 36 issue 10, Oct 2001. Pages: 1498 --1505.Google ScholarCross Ref
- T. Endoh, K. Sunaga, H. Sakuraba, and F. Masuoka, "An on-chip 96.5% current efficiency CMOS linear regulator using a flexible control technique of output current", IEEE Journal of Solid State Circuits, volume 36, issue 1, Jan 2001. Pages: 34 --39.Google ScholarCross Ref
- R. Farjad-Rad, C.-K.K. Yang, and M.A. Horowitz, "A 0.3-μm CMOS 8-Gigabit/s 4-PAM serial link transceiver", IEEE Journal of Solid State Circuits, volume 35, issue 5, May 2000. Pages: 757 --764.Google ScholarCross Ref
- C.-K. Ken Yang; R. Farjad-Rad, and M.A. Horowitz, "A 0.5μm CMOS 4Gb/s serial link transceiver with data recovery using oversampling", IEEE Journal of Solid State Circuits, 33-5, May 1998. Pages: 713 --722.Google Scholar
- J.M. Khoury and K.R. Lakshmikumar, "High speed serial transceivers for data communication systems", IEEE Communications Magazine, volume 39, issue 7, July 2001. Pages: 160 --165. Google ScholarDigital Library
- M.-J.E. Lee, W.J. Dally, J.W. Poulton, P. Chiang, and S.E. Greenwood, "An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications", Symposium on VLSI Circuits, 2001. Digest of Technical Papers, 2001. Pages: 149 --152.Google ScholarCross Ref
Index Terms
- A semi-custom voltage-island technique and its application to high-speed serial links
Recommendations
Postplacement Voltage Island Generation
High power consumption will not only shorten the battery life of handheld devices, but also cause thermal and reliability problems. To lower power consumption, one way is to reduce the supply voltage as in multisupply voltage (MSV) designs. In region-...
Voltage-Island partitioning and floorplanning under timing constraints
Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the tradeoff between power saving and ...
Comments