W. Ye
M. J. Irwin
ABSTRACT
In this paper, we presen t the design and use of a comprehensiv e framework, SimplePower, for ev aluating the effect of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT lev el energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also pro vides the energy consumed in the memory system and on-chip buses using analytical energy models.
We presen t the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a pow er-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36% in the datapath, 62% in the memory system and 12% in the instruction cache data bus, respectively.
- 1.L. Benini, A. Bogoliolo, M. Favalli, and G. D. Micheli. Regression models for behavioral power estimates. In Proceedings of International Workshop on Power, Timing, Modeling, Optimization and Simulation, page 179, September 1996.Google Scholar
- 2.D. Burger and T. Austin. The simplescalar tool set, version 2.0. Technical report, Computer Sciences Department, University of Wisconsin, June, 1997.Google Scholar
- 3.M. Cierniak and W. Li. Unifying data and control transformations for distributed shared memory machines. In Proceedings of SIGPLAN'95 Conference on Programming Language Design and Implementation, June 1995. Google ScholarDigital Library
- 4.M. D. Hill, J. R. Larus, A. R. Lebeck, M. Talluri, and D. A. Wood. Wisconsin architectural research tool set (warts). Computer Architecture News (CAN), August 1993. Google ScholarDigital Library
- 5.M. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proceedings of International Symposium on Low Power Electronics and Design, page 143, August 1997. Google ScholarDigital Library
- 6.M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee. Improving locality using loop and data transformations in an integrated framework. In Proceedings of MICRO-31, Dallas, TX, December, 1998. Google ScholarDigital Library
- 7.M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of compiler optimization on system power. In Proceedings of the 37th Design Automation Conference, 2000. Google ScholarDigital Library
- 8.N. Kumar, S. Katkoori, L. Rader, and R. Vemuri. Profile-driven behavioral synthesis for low power vlsi systems. IEEE Design and Test Magazine, page 70, Fall 1995. Google ScholarDigital Library
- 9.P. Landman and J. Rabaey. Activity-sensitive architectural power analysis. IEEE Transaction on CAD, TCAD-15(6), page 571, June 1996. Google ScholarDigital Library
- 10.J. Lin, W. Shen, and J. Jou. A power modeling and characterization method for macrocells using structure information. In International Conf. on Computer Aided Design, page 502, November 1997. Google ScholarDigital Library
- 11.D. Liu and C. Svensson. Power consumption estimation in cmos vlsi chips. IEEE Journal of Solid-State Circuits, page 663, June 1994.Google Scholar
- 12.D. Marculescu, R. Marculescu, and M. Pedram. Information theoretic measures of energy consumption at register transfer level. In Proceedings of 1995 International Symposium on Low-Power Design, page 81, April 1995. Google ScholarDigital Library
- 13.H. Mehta, R. M. Owens, and M. J. Irwin. Energy characterization based on clustering. In Proceedings of the 33rd Design Automation Conference, page 702, June 1996. Google ScholarDigital Library
- 14.S. S. Muchnick. Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, San Francisco, California, 1997 Google ScholarDigital Library
- 15.S. Powell and P. Chau. Estimating power dissipation of vlsi signal processing chips: the pfa technique. In VLSI Signal Processing, IV, page 250, 1990.Google Scholar
- 16.J. M. Rabaey and M. Pedram. Low Power Design Methodologies. Kluwer Academic Publishers, Inc., 1996. Google ScholarDigital Library
- 17.J. Sacha and M. J. Irwin. Number representation for reducing data bus power dissipation. In Proceedings of the 33rd Asilornar Conference on Signals, Systems, and Computers, November 1998.Google ScholarCross Ref
- 18.W.-T. Shiue and C. Chakrabarti. Memory exploration for low power, embedded systems, clpe-tr-9-1999-20. Technical report Arizona State University, 1999.Google Scholar
- 19.C. Su and A. Despain. Cache design trade-offs for power and performance optimization: A case study. In Proceedings of International Symposium on Low Power Electronics and Design, page 63, 1995. Google ScholarDigital Library
- 20.V. Tiwari, S. Malik, A. Wolfe, and T. Lee. Instruction level power analysis and optimization of software. Journal of VLS1 Signal Processing Systems, Vol. 13, No. 2, August 1996. Google ScholarDigital Library
- 21.M. C. Toburen, T. M. Conte, and M. Reilly. Instruction scheduling for low power dissipation in high performance processors. In Proceedings of the Power Driven Micro-architecture Workshop in conjunction with the ISCA'98, June 1998.Google Scholar
- 22.Q. Wu, Q. Qiu, M. Pedram, and C.-S. Ding. Cycle-accurate macro-models for rt-level power analysis. IEEE Transactions on VLSI Systems, 6(4), page 520, December 1998. Google ScholarDigital Library
- 23.Y. Zhang, R. Y. Chen, W. Ye, and M. J. Irwin. System level interconnect power modeling. In Proceedings of the 11th International ASIC Conference, page 289, September 1998.Google ScholarCross Ref
Index Terms
- The design and use of simplepower: a cycle-accurate energy estimation tool
Recommendations
Energy-driven integrated hardware-software optimizations using SimplePower
Special Issue: Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00)With the emergence of a plethora of embedded and portable applications, energy dissipation has joined throughput, area, and accuracy/precision as a major design constraint. Thus, designers must be concerned with both optimizing and estimating the energy ...
Energy-driven integrated hardware-software optimizations using SimplePower
ISCA '00: Proceedings of the 27th annual international symposium on Computer architectureWith the emergence of a plethora of embedded and portable applications, energy dissipation has joined throughput, area, and accuracy/precision as a major design constraint. Thus, designers must be concerned with both optimizing and estimating the energy ...
Comments