ABSTRACT
No abstract available.
- 1.P.J. Crowley and J-L Baer. On the use of trace sampling for architectural studies of desktop applications. Technical Report UW-CSE-98-12-05, University of Washington, 1998. Google ScholarDigital Library
- 2.N. Jouppi. Improving direct-mapped cache peformance by the addition of a small fully-associative cache and prefetch buffers. In Proc. of 17fh Int. Syrup. on Comp. Architecture. Google ScholarDigital Library
- 3.R.E. Kessler, et al. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Trans. on Computers, 43(6):664-675, June 1994. Google ScholarDigital Library
- 4.S. Laha, et al. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Trans. on Computers, 37(11):1325-1335, Nov. 1988. Google ScholarDigital Library
- 5.D. C. Lee, et al. Execution characteristics of desktop applications on Windows NT. In Proc. of 25th Int. Symp. on Comp. Architecture, June 1998. Google ScholarDigital Library
- 6.Scott McFarling. Combining Branch Predictors. Technical Report TN 36, DEC-WRL, 1993.Google Scholar
- 7.D.A. Wood, et al. A model for estimating trace-sample miss ratios, in Proc. of A CM SIGMETRICS Conf. for the Measurement and Modeling of Comp. Systems, pp. 79-89, June 1991. Google ScholarDigital Library
- 8.T.-H. Yell and Y. Patt. Alternative implementations of twolevel adaptive branch prediction. In Proc. of 19th int. Symp. on Comp. Architecture, pp. 124-134, 1992. Google ScholarDigital Library
Index Terms
- On the use of trace sampling for architectural studies of desktop applications
Recommendations
On the Use of Trace Sampling for Architectural Studies of Desktop Applications
WWC '98: Proceedings of the Workload Characterization: Methodology and Case StudiesThis paper examines the feasibility of performing architectural studies with trace sampling for a suite of desktop application traces on Windows NT. This paper makes three contributions: we compare the accuracy of several sampling techniques to ...
Trace cache sampling filter
A simple mechanism to increase the utilization of a small trace cache, and simultaneously reduce its power consumption, is presented in this article. The mechanism uses selective storage of traces (filtering) that is based on a new concept in computer ...
Comments