Tim Todman
ABSTRACT
We present designs for in-circuit monitoring of custom hardware designs implemented in reconfigurable hardware. The monitors check hardware designs against temporal logic specifications. Compared to previous work, which uses custom hardware to monitor software, our designs can run at higher speeds and make better use of hardware resources, such as shift registers and embedded memory blocks. We evaluate our monitor circuits on example hardware designs targeting FPGA implementation, showing that they have low overhead in terms of circuit area, and can run at the same speed as the circuits they monitor.
- Vasudevan, S.: What is assertion-based verification? SIGDA E-News 42(12) (December 2012)Google Scholar
- Curreri, J., Stitt, G., George, A. D.: High-level synthesis of in-circuit assertions for verification, debugging, and timing analysis. International Journal of Reconfigurable Computing 2011 (2011) Google ScholarDigital Library
- Reinbacher, T., Függer, M., Brauer, J.: Real-time runtime verification on chip. In Qadeer, S., Tasiran, S., eds.: Runtime Verification. Volume 7687 of Lecture Notes in Computer Science., Springer Berlin Heidelberg (2013) 110--125Google Scholar
- Hung, E., Wilton, S.: Incremental trace-buffer insertion for FPGA debug. IEEE Trans. on VLSI 22(4) (April 2014) Google ScholarDigital Library
- Hung, E., Todman, T., Luk, W.: Transparent insertion of latency-oblivious logic onto FPGAs. In: Field Programmable Logic and Applications (FPL), 2014 24th International Conference on, IEEE (2014) 1--8Google Scholar
- Backasch, R., Hochberger, C., Weiss, A., Leucker, M., Lasslop, R.: Runtime verification for multicore SoC with high-quality trace data. ACM Trans. Des. Autom. Electron. Syst. 18(2) (April 2013) 18:1--18:26 Google ScholarDigital Library
- Borrione, D., Liu, M., Morin-Allory, K., Ostier, P., Fesquet, L.: On-line assertion-based verification with proven correct monitors. In: Information and Communications Technology, 2005. Enabling Technologies for the New Knowledge Society: ITI 3rd International Conference on. (Dec 2005) 125--143Google Scholar
- Thati, P., Roşu, G.: Monitoring algorithms for metric temporal logic specifications. Electronic Notes in Theoretical Computer Science 113(0) (2005) 145--162 Proceedings of the Fourth Workshop on Runtime Verification (RV 2004) Fourth Workshop on Runtime Verification 2004. Google ScholarDigital Library
- Alur, R., Henzinger, T. A.: Real-time logics: complexity and expressiveness. Information and Computation 104(1) (1993) 35--77 Google ScholarDigital Library
- Sheeran, M.: Describing and reasoning about circuits using relations. In McEvoy, K., Tucker, J. V., eds.: Theoretical Foundations of VLSI Design. Cambridge University Press (1990) 263--298 Cambridge Books Online.Google ScholarCross Ref
Index Terms
- In-circuit temporal monitors for runtime verification of reconfigurable designs
Recommendations
Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs
FPGAs are widely used in today's embedded systems design due to their low cost, high performance, and reconfigurability. Partially RunTime-Reconfigurable (PRTR) FPGAs, such as Virtex-2 Pro and Virtex-4 from Xilinx, allow part of the FPGA area to be ...
Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing
Runtime Reconfiguration (RTR) has been traditionally utilized as a means for exploiting the flexibility of High-Performance Reconfigurable Computers (HPRCs). However, the RTR feature comes with the cost of high configuration overhead which might ...
Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions
With the increasing design and production costs and long time-to-market for Application Specific Integrated Circuits (ASICs), implementing digital circuits on reconfigurable hardware is becoming a more common practice. A reconfigurable hardware combines ...
Comments