Kirti Bhanushali
ABSTRACT
This paper discusses design rules and layout guidelines for an open source predictive process design kit (PDK) for multi-gate 15nm FinFET devices. Additional design rules are introduced considering process variability, and challenges involved in fabrication beyond 20nm. Particularly, double patterning lithography is assumed and a unique set of design rules are developed for critical dimensions. In order to improve the FinFET layout density, Middle-of-line local interconnect layers are implemented for the FinFET layout. The rules are further validated by running Calibre design-rule checks on Virtuoso layout of an Inverter and NAND4 cells. As part of the validation process, the area of a FreePDK15 inverter was compared to the area of an inverter in 45nm bulk MOS process and the ratio was found to be 1:6. This kit primarily aims to support introduction of sub-20nm FinFET devices into research and universities.
- Webpage for FreePDK45. www.eda.ncsu.edu/wiki/FreePDK45:Contents.Google Scholar
- International Technology Roadmap for Semiconductors report on interconnects - 2011. http://www.itrs.net/Links/2011ITRS/2011Chapters/2011Interconnect.pdf, 2011.Google Scholar
- International Technology Roadmap for Semiconductors tables - 2011. http://www.itrs.net/Links/2011ITRS/Home2011.htm, 2011.Google Scholar
- M. Alioto. Analysis and evaluation of layout density of FinFET logic gates. In Microelectronics (ICM), 2009 International Conference on, pages 106--109, Dec 2009.Google ScholarCross Ref
- K. Bhanushali. Design Rule Development for FreePDK15: An Open Source Predictive Process Design Kit for 15nm FinFET Devices. diploma thesis, North Carolina State University, Raleigh, NC, 27695, May 2014.Google Scholar
- W. R. Davis and H. Demircioglu. Predictive Technology Model for Robust Nanoelectronic Design Integrated Circuits and Systems, chapter Predictive Process Design Kits, pages 121--140. Springer, 2011.Google Scholar
- T. Dillinger. Challenges for FinFET Extraction. In IEEE Electronic Design Process Symposium,, April 2013.Google Scholar
- P. Schuddinck, M. Badaroglu, M. Stucchi, S. Demuynck, A. Hikavyy, M. Garcia-Bardon, A. Mercha, A. Mallik, T. Chiarella, S. Kubicek, R. Athimulam, N. Collaert, N. Horiguchi, I. Debusschere, A. Thean, L. Altimime, and D. Verkest. Standard cell level parasitics assessment in 20nm BPL and 14nm BFF. In Electron Devices Meeting (IEDM), 2012 IEEE International, pages 25.3.1--25.3.4, Dec 2012.Google ScholarCross Ref
- C. Shin, X. Sun, and T.-J. K. Liu. Study of Random-Dopant-Fluctuation (RDF) Effects for the Trigate Bulk MOSFET. Electron Devices, IEEE Transactions on, 56(7):1538--1542, July 2009.Google ScholarCross Ref
- J. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. Davis, P. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal. Freepdk: An Open-Source. Variation-Aware Design Kit. In Microelectronic Systems Education, 2007. MSE '07. IEEE International Conference on, pages 173--174, June 2007. Google ScholarDigital Library
- R. Topaloglu. Design with FinFETs: Design rules, patterns, and variability. In Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on, pages 569--571, Nov 2013. Google ScholarDigital Library
Index Terms
- FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology
Recommendations
A two-dimensional (2D) analytical surface potential and subthreshold current model for the underlap dual-material double-gate (DMDG) FinFET
Double-gate (DG) metal---oxide---semiconductor field-effect transistors (MOSFETs) are regarded as leading front-runners in the semiconductor industry. To alleviate the short-channel effects (SCEs) in the DG MOSFET, a new underlap dual-material (DM) DG ...
Sub-10 nm FinFETs and Tunnel-FETs: from devices to systems
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & ExhibitionIn this paper, a detailed device/circuit/system level assessment of sub-10nm GaSb-InAs Tunneling Field Effect Transistors (TFET) versus Silicon FinFETs operating at near-threshold voltages is reported. A source underlapped GaSb-InAs TFET is used to ...
Leakage- and variability-conscious circuit designs for the 0.5-v nanoscale CMOS era
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designLow-voltage scaling limitations of memory-rich CMOS LSIs are one of the major problems in the nanoscale era because they cause the evermore-serious power crisis with device scaling. The problems stem from two unscalable device parameters: The first is ...
Comments