Georgios Karakonstantis
ABSTRACT
In this paper, we investigate the impact of circuit misbehavior due to parametric variations and voltage scaling on the performance of wireless communication systems. Our study reveals the inherent error resilience of such systems and argues that sufficiently reliable operation can be maintained even in the presence of unreliable circuits and manufacturing defects. We further show how selective application of more robust circuit design techniques is sufficient to deal with high defect rates at low overhead and improve energy efficiency with negligible system performance degradation.
- J. M. Rabaey, "Low Power Design Essentials", Springer, 2009. Google Scholar
Digital Library
- S. Bhunia, et al, "Low-Power Variation-Tolerant Design in Nanometer Silicon," Springer 2011.Google Scholar
- S. Borkar, et al., "Design and reliability challenges in nanometer technologies," IEEE DAC, pp. 75, 2004. Google ScholarDigital Library
- A. Shrivastava, et al., "Statistical Analysis and Optimization for VLSI: Timing and Power", Springer, 2005.Google Scholar
- Z. Chishti, et al., "Improving Cache Lifetime Reliability at Ultra-low Voltages," IEEE MICRO, 2009. Google ScholarDigital Library
- C. Wilkerson, et al., "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation," IEEE ISCA, 2008. Google ScholarDigital Library
- Shi-Ting Zhou, et al. "Minimizing Total Area of Low-Voltage SRAM Arrays through Joint Optimization of Cell Size, Redundancy, and ECC," IEEE ICCD, 2010.Google Scholar
- Y. Emre, et al., "Memory Error Compensation Techniques for JPEG2000," IEEE SiPS, 2010.Google Scholar
- I. J. Chang, et al., "A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications," IEEE Trans. on CSVT, 2011. Google ScholarDigital Library
- High speed downlink packet access (HSDPA), Third Generation Partnership Project TS 25.308, Rev. 10.5.0, Jun. 2011.Google Scholar
- S. Mukhopadhyay, "Statistical design and optimization of SRAM cell for yield enhancement", IEEE ICCAD, 2004. Google ScholarDigital Library
- P. Zuber, et al., "Statistical SRAM analysis for yield enhancement," IEEE DATE, 2011. Google ScholarDigital Library
Index Terms
- On the exploitation of the inherent error resilience of wireless systems under unreliable silicon
Recommendations
Design of energy efficient and dependable health monitoring systems under unreliable nanometer technologies
BodyNets '12: Proceedings of the 7th International Conference on Body Area NetworksIn this paper we investigate the impact of potential hardware misbehavior induced by reliability issues and scaled voltages in wireless body sensor network (WBSN) nodes. Our study reveals the inherent resilience of popular algorithms in cardiac ...
TSV redundancy: architecture and design issues in 3-D IC
3-D technology provides many benefits including high density, high bandwidth, low-power, and small form-factor. Through Silicon Via (TSV), which provides communication links for dies in vertical direction, is a critical design issue in 3-D integration. ...
The Impact of Junction Doping Distribution on Device Performance Variability and Reliability for Fully Depleted Silicon on Insulator With Thin Box Layer MOSFETs
In this study, we investigate the impact of junction doping distribution (LDD/halo) on variations and asymmetry of device characteristics for fully depleted silicon on insulator (FDSOI) with ultrathin buried oxide layer nMOSFET. The device performance and ...
Comments