Mohammad Sadoghi
Harsh Singh
ABSTRACT
We present fpga-ToPSS (Toronto Publish/Subscribe System), an efficient event processing platform to support high-frequency and low-latency event matching. fpga-ToPSS is built over reconfigurable hardware---FPGAs---to achieve line-rate processing by exploring various degrees of parallelism. Furthermore, each of our proposed FPGA-based designs is geared towards a unique application requirement, such as flexibility, adaptability, scalability, or pure performance, such that each solution is specifically optimized to attain a high level of parallelism. Therefore, each solution is formulated as a design trade-off between the degree of parallelism versus the desired application requirement. Moreover, our event processing engine supports Boolean expression matching with an expressive predicate language applicable to a wide range of applications including real-time data analysis, algorithmic trading, targeted advertisement, and (complex) event processing.
- M. K. Aguilera, R. E. Strom, D. C. Sturman, M. Astley, and T. D. Chandra. Matching events in a content-based subscription system. In PODC'99. Google Scholar
Digital Library
- G. Ashayer, H. K. Y. Leung, and H.-A. Jacobsen. Predicate matching and subscription matching in publish/subscribe systems. ICDCSW'02. Google ScholarDigital Library
- L. Brenna, A. Demers, J. Gehrke, M. Hong, Ossher, Panda, Riedewald, Thatte, and White. Cayuga: high-performance event processing engine. SIGMOD'07. Google ScholarDigital Library
- J. Corrigan. Updated traffic projections. OPRA, March'07.Google Scholar
- C. Cranor, T. Johnson, and O. Spataschek. Gigascope: a stream database for network applications. In SIGMOD'03. Google ScholarDigital Library
- Y. Diao, P. Fischer, M. Franklin, and R. To. Yfilter: Efficient and scalable filtering of XML documents. In ICDE'02.Google Scholar
- F. Fabret, H.-A. Jacobsen, F. Llirbat, J. Pereira, K. A. Ross, and D. Shasha. Filtering algorithms and implementation for fast pub/sub systems. SIGMOD'01. Google ScholarDigital Library
- A. Farroukh, M. Sadoghi, and H.-A. Jacobsen. Towards vulnerability-based intrusion detection with event processing. In DEBS'11. Google ScholarDigital Library
- M. Fontoura, S. Sadanandan, J. Shanmugasundaram, S. Vassilvitski, E. Vee, S. Venkatesan, and J. Zien. Efficiently evaluating complex boolean expressions. In SIGMOD'10. Google ScholarDigital Library
- S. Harizopoulos, D. J. Abadi, S. Madden, and M. Stonebraker. OLTP through the looking glass, and what we found there. In SIGMOD'08. Google ScholarDigital Library
- K. Heires. Budgeting for latency: If I shave a microsecond, will I see a 10x profit? Securities Industry, 1/11/10.Google Scholar
- R. Iati. The real story of trading software espionage. TABB Group Perspective, 10/07/09.Google Scholar
- R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi. Shore-MT: a scalable storage manager for the multicore era. In EDBT'09. Google ScholarDigital Library
- I. Kuon, R. Tessier, and J. Rose. Fpga architecture: Survey and challenges. Found. Trends Electron. Des. Autom.'08. Google ScholarDigital Library
- M. Labrecque et al. NetThreads: Programming NetFPGA with threaded software. In NetFPGA Dev. Workshop'09.Google Scholar
- M. Labrecque and J. G. Steffan. Improving pipelined soft processors with multithreading. In FPL'07.Google Scholar
- G. Li, S. Hou, and H.-A. Jacobsen. A unified approach to routing, covering and merging in publish/subscribe systems based on modified binary decision diagrams. ICDCS '05. Google ScholarDigital Library
- J. W. Lockwood et al. NetFPGA - an open platform for gigabit-rate network switching and routing. In MSE'07. Google ScholarDigital Library
- R. Martin. Wall street's quest to process data at the speed of light. Information Week, 4/21/07.Google Scholar
- A. Mitra et al. Boosting XML filtering with a scalable FPGA-based architecture. CIDR'09.Google Scholar
- G. W. Morris et al. FPGA accelerated low-latency market data feed processing. IEEE 17th HPI'09. Google ScholarDigital Library
- R. Mueller, J. Teubner, and G. Alonso. Streams on wires: a query compiler for FPGAs. VLDB'09. Google ScholarDigital Library
- I. Pandis, R. Johnson, N. Hardavellas, and A. Ailamaki. Data-oriented transaction execution. PVLDB'10. Google ScholarDigital Library
- M. Sadoghi, I. Burcea, and H.-A. Jacobsen. GPX-Matcher: a generic boolean predicate-based XPath expression matcher. In EDBT'11. Google ScholarDigital Library
- M. Sadoghi and H.-A. Jacobsen. BE-Tree: An index structure to efficiently match boolean expressions over high-dimensional discrete space. In SIGMOD'11. Google ScholarDigital Library
- M. Sadoghi, M. Labrecque, H. Singh, W. Shum, and H.-A. Jacobsen. Efficient event processing through reconfigurable hardware for algorithmic trading. In VLDB '10. Google ScholarDigital Library
- D. Srivastava, L. Golab, R. Greer, T. Johnson, J. Seidel, V. Shkapenyuk, O. Spatscheck, and J. Yates. Enabling real time data analysis. PVLDB'10. Google ScholarDigital Library
- L. Woods, J. Teubner, and G. Alonso. Complex event detection at wire speed with FPGAs. PVLDB'10. Google ScholarDigital Library
- E. Wu, Y. Diao, and S. Rizvi. High-performance complex event processing over streams. In SIGMOD'06. Google ScholarDigital Library
- Z. Xu and H.-A. Jacobsen. Processing proximity relations in road networks. SIGMOD '10. Google ScholarDigital Library
Index Terms
- Towards highly parallel event processing through reconfigurable hardware
Recommendations
Fingerprint image processing acceleration through run-time reconfigurable hardware
To the best of the authors' knowledge, this is the first brief that implements a complete automatic fingerprint-based authentication system (AFAS) application under a dynamically partial self-reconfigurable field-programmable gate array (FPGA). The main ...
A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator
The self-tuning regulator (STR) is a popular adaptive control algorithm. A high-performance computer is required for its implementation due to the heavy online computational burden. To extend STR for more real-time applications, a parallel hardware ...
On-Chip Reconfigurable Hardware Accelerators for Popcount Computations
Popcount computations are widely used in such areas as combinatorial search, data processing, statistical analysis, and bio- and chemical informatics. In many practical problems the size of initial data is very large and increase in throughput is ...
Comments