Matthew M. Ziegler
ABSTRACT
The time-to-market pressures combined with the immense power reduction design space of VLSI design call for an evaluation of power savings opportunities prior to the investment in design effort. This paper presents an estimation methodology for predicting the power savings of circuit tuning for an industrial chip design project. A comparison between the estimated and actual power savings realized through tuning over 100 macros on the chip validates the accuracy of this estimation methodology.
- A.R. Conn, P.K. Coulman, R.A. Haring, G.L. Morrill, and C. Visweswariah. Optimization of Custom MOS Circuits by Transistor Sizing. In Proc. of the 1996 International Conference on Computer-Aided Design, pages 174--180, 1996. Google Scholar
Digital Library
- A.R. Conn, I.M. Elfadel, W.W. Molzen, Jr., P.R. O'Brien, P.N. Strenski, C. Visweswariah, and C.B. Whan. Gradient-Based Optimization of Custom Circuits using a Static-Timing Formulation. In Proceedings of the 36th Conference on Design Automation, pages 452--459, 1999. Google ScholarDigital Library
- J.S. Neely, H.H. Chen, S.G. Walker, J. Venuto, and T.J. Bucelot. CPAM: A Common Power Analysis Methodology for High-Performance VLSI Design. In IEEE Conf. Electrical Performance of Electronic Packaging, pages 303--306, 2000.Google Scholar
- G.A. Northrop and P.-F. Lu. A Semi-Custom Design Flow in High-Performance Microprocessor Design. In Proceedings of the 38th Conference on Design Automation, pages 426--431, 2001. Google ScholarDigital Library
- C. Visweswariah and A.R. Conn. Formulation of Static Circuit Optimization with Reduced Size, Degeneracy and Redundancy by Timing Graph Manipulation. In Proc. of the 1999 Intl. Conference on Computer-Aided Design, pages 244--252, 1999. Google ScholarDigital Library
Index Terms
- The opportunity cost of low power design: a case study in circuit tuning
Recommendations
Variable input delay CMOS logic for low power design
We propose a new complementary metal-oxide semiconductor (CMOS) gate design that has different delays along various input to output paths within the gate. The delays are accomplished by inserting selectively sized "permanently on" series transistors at ...
Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements
PATMOS 2008: 18th International Workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - Volume 5349An analysis of the efficiency of power-gating for Clocked Storage Elements CSEs is presented. Two CSE topologies: the Transmission Gate Master Slave latch TGMS and the Write Port Master Slave latch WPMS are examined along with their respective circuits ...
Two-level logic minimization for low power
In this paper we present a complete Boolean method for reducing the power consumption in two-level combinational circuits. The two-level logic optimizer performs the logic minimization for low power targeting static PLA, general logic gates, and dynamic ...
Comments