Konstantin Moiseev
Abstract
A computationally efficient technique for reducing interconnect active power in VLSI systems is presented. Power reduction is accomplished by simultaneous wire spacing and net ordering, such that cross-capacitances between wires are optimally shared. The existence of a unique power-optimal wire order within a bundle is proven, and a method to construct this order is derived. The optimal order of wires depends only on the activity factors of the underlying signals; hence, it can be performed prior to spacing optimization. By using this order of wires, optimality of the combined solution is guaranteed (as compared with any other ordering and spacing of the wires). Timing-aware power optimization is enabled by simultaneously considering timing criticality weights and activity factors for the signals. The proposed algorithm has been applied to various interconnect layouts, including wire bundles from high-end microprocessor circuits in 65 nm technology. Interconnect power reduction of 17% on average has been observed in such bundles.
- Abou-Seido, A. I., Nowak, B., and Chu, C. 2002. Fitted elmore delay: A simple and accurate interconnect delay model. In Proceedings of the IEEE International Conference on Computer Design, IEEE Computer Society Press, Los Alamitos, CA, 422--427. Google Scholar
Digital Library
- Arunachalam, R., Acar, E., and Nassif, S. R. 2003. Optimal shielding/spacing metrics for low power design. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, IEEE Computer Society Press, Los Alamitos, CA, 167--172. Google ScholarDigital Library
- Barke, E. 1988. Line-to-ground capacitance calculation for VLSI—A comparison. IEEE Trans. Computer--Aided Des. VLSI, 7, 2, 295--298.Google ScholarDigital Library
- Benini, L., De Micheli, G., Macii, E., Sciuto, D., and Silvano C. 1998. Address bus encoding techniques for system-level power optimization. In Proceedings of DATE 1998, 861--866. Google ScholarDigital Library
- Bertozzi, D., Benini, L., and De Micheli, G. 2002. Low power error resilient encoding for on-chip data buses. In Proceedings of DATE 2002, 102--109. Google ScholarDigital Library
- Boese, K. D., Kahng, A. B., McCoy, B. A., and Robins, G. 1993. Fidelity and near-optimality of elmore-based routing constructions. Dig. Technical Paper ICCAD, pp. 81--84.Google Scholar
- Cha, M., Lyuh, C., and Kim, K. 2006. Low power bus encoding with crosstalk delay elimination. IEE Proceedings: Computers and Digital Techiques 153, 2, 93--100.Google ScholarCross Ref
- Chen, P., Kirkpatrick, D. A., and Keutzer, K. 2000. Miller factor for gate-level coupling delay calculation. In Proceedings of ICCAD 2000, 68--74. Google ScholarDigital Library
- Cong, J., He, L., Koh, C. K., and Pan, Z. 2001. Interconnect sizing and spacing with consideration of coupling capacitance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, 9, 1164--1169. Google ScholarDigital Library
- Ghoneima, M. and Ismail, Y. 2004. Delayed line bus scheme: a low-power bus scheme for coupled on-chip buses. In Proceedings of 2004 International Symposium on Low Power Electronics and Design, 66--69. Google ScholarDigital Library
- Gupta, P. and Kahng, A. 2004. Wire swizzling to reduce delay uncertainty due to capacitive coupling. In Proceedings of IEEE International Conference on VLSI Design, 431--436. Google ScholarDigital Library
- Hsieh, C. and Pedram, M. 2000. Architectural power optimization by bus splitting. In Proceedings of DATE 2000, 612--616. Google ScholarDigital Library
- ITRS report, 2005. Available online http://www.itrs.net/reports.htmlGoogle Scholar
- Jhang, K., Ha, S., and John, C. 1994. A segment rearrangement approach to channel routing under the crosstalk constraints. In Proceedings of the Asia-Pacific Conference on Circuits and Systems, 536--541.Google Scholar
- Kahng, A., Masuko, K., and Muddu, S. 1996. Analytical delay models for VLSI interconnects under ramp input. In Proceedings of ICCAD 1996, 30--36. Google ScholarDigital Library
- Kahng, A., Muddu, S., Sarto, E., and Sharma, R. 1998. Interconnect tuning strategies for high-performance ICs. In Proceedings of DATE 1998, 471--478. Google ScholarDigital Library
- Kim, K., Baek, K., Shanbhak, N., Liu, C., and Kang, S. 2000. Coupling-driven signal encoding scheme for low-power interface design. In Proceedings of ICCAD 2000, 318--321. Google ScholarDigital Library
- Lyuh, C., Kim, T., and Kim, K. 2002. Coupling-aware high-level interconnect synthesis for low power. In Proceedings of ICCAD 2002, 609--613. Google ScholarDigital Library
- Macii, E., Poncino, M., and Salerno, S. 2003. Combining wire swapping and spacing for low-power deep-submicron buses. In Proceedings of the 13th ACM Great Lakes symposium on VLSI, ACM, New York, 198--202. Google ScholarDigital Library
- Magen, N., Kolodny, A., Weiser, U., and Shamir, N. 2004. Interconnect-power dissipation in a microprocessor. In Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, 7--13. Google ScholarDigital Library
- Moiseev, K., Wimer, S., and Kolodny, A. 2006. Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing. In Proceedings of IEEE International Symposium on Circuits and Systems, IEEE Computer Society Press, Los Alamitos, CA, 329--332.Google Scholar
- Moiseev, K., Wimer, S., and Kolodny, A. 2007. On optimal ordering of signals in parallel wire bundles. Integration—the VLSI journal, Vol. 41, Issue 2, 253--268. Google ScholarDigital Library
- Mui, M. L., Benerjee, K., and Mehortra, A. 2004. A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation. IEEE Trans. Elect. Dev. 51, 2, 195--203.Google ScholarCross Ref
- Naroska, E., Ruan, S.-J., and Schwiegelshohn, U. 2005. An efficient algorithm for simultaneous wire permutation, inversion, and spacing. In Proceedings of International Symposium on Circuits and Systems, 109--112.Google Scholar
- Sapatnekar, S. S. 1996. Wire sizing as a convex optimization problem: Exploring the area delay tradeoff. IEEE Trans. Comput.-Aided Design of Integrated Circuits and Systems 15, 8, 1001--1011. Google ScholarDigital Library
- Shang, L., Peh, L., and Jha, H. 2002. Power-efficient interconnect networks: Dynamic voltage scaling with links. Comput. Architect. Lect. 1, 1, 6--10. Google ScholarDigital Library
- Shin, Y. and Sakurai, T. 2001. Coupling-driven bus design for low-power application-specific systems. In Proceedings of the 38th Conference on Design Automation, 750--753. Google ScholarDigital Library
- Stellari, F. and Lacaita, A. L. 2000. New formulas of interconnect capacitances based on results of conformal mapping method. IEEE Trans. Electron Dev., 222--231.Google ScholarCross Ref
- Wimer, S., Michaely, S., Moiseev, K., and Kolodny, A. 2006. Optimal bus sizing in migration of processor design. IEEE Trans. Circ. Syst. -- I, 53, 5, 1089--1100.Google Scholar
- Zang, H., George, V., and Rabaey, J. M. 2000. Low-swing on-chip signaling techniques: Effectiveness and robustness. IEEE Trans. VLSI Syst. 8, 3, 264--272. Google ScholarDigital Library
Index Terms
- Timing-aware power-optimal ordering of signals
Recommendations
Power-delay optimization in VLSI microprocessors by wire spacing
The problem of optimal space allocation among interconnect wires in a VLSI layout, in order to minimize the switching power consumption and the average signal delay, is addressed in this article. We define a Weighted Power-Delay Sum (WPDS) objective ...
On optimal ordering of signals in parallel wire bundles
Optimal ordering and sizing of wires in a constrained-width interconnect bundle are studied in this paper. It is shown that among all possible orderings of signal wires, a monotonic order of the signals according to their effective driver resistance ...
Timing-driven via placement heuristics for three-dimensional ICs
The dependence of the interconnect delay on the interplane via location in three-dimensional (3-D) ICs is investigated in this paper. The delay of these interconnects can be significantly decreased by optimally placing the interplane vias. The via ...
Comments