Joseph Sharkey
ABSTRACT
In light of the recent shift towards multi-core processor designs, dynamic power-management techniques that were designed for single-core microprocessors must be augmented with larger chip-level control. In this paper, we explore the design-tradeoffs associated with CMP power management solutions in a full-system simulation environment. We show that global power management solutions outperform solutions that locally manage power per-core. We then show that global power management is most effective at finer granularities that allow it to adapt to changing workload behavior and thus conclude that on-chip hardware solutions for CMP power management are an important consideration for future CMP microprocessors.
- M. Annavaram, E. Grochowski, and J. Shen. Mitigating Amdahl's Law Through EPI Throttling. In Proceedings of the 32nd International Symposium on Computer Architecture (ISCA-32), 2005. Google Scholar
Digital Library
- P. Bohrer, J. Peterson, H. Shafi, "Mambo: Advances in PowerPC System Simulation", Invited Tutorial, 2003 IEEE Int'l Symposium on Performance Analysis of Systems and Software (ISPASS), March 9, 2003, Austin, Texas.Google Scholar
- P. Bose, D. Brooks, A. Buyuktosunoglu, P. Cook, K. Das, P. Emma, M. Gschwind, H. Jacobson, T. Karkhanis, S. Schuster, J. Smith, V. Srinivasan, V. Zyuban, D. Albonesi, S. Dwarkadas. Early-Stage Definition of LPX: A Low Power Issue-Execute Processor Prototype. Power-Aware Computer Systems (PACS) workshop in conjunction with 8th International Symposium on High Performance Computer Architecture (HPCA-8), 2002.Google Scholar
- K. Choi, R. Soma, and M. Pedram. Dynamic Voltage and Frequency Scaling based on Workload Decomposition. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), Aug. 2004. Google ScholarDigital Library
- J. D. Davis, J. Laudon, and K. Olukotun. Maximizing CMP Throughput with Mediocre Cores. In 14th International Conference on Parallel Architecture and Compilation Techniques (PACT'05), 2005. Google ScholarDigital Library
- J. Donald and M. Martonosi. Techniques for Multicore Thermal Management: Classification and New Exploration. In Proceedings of the 33th International Symposium on Computer Architecture (ISCA-33), 2006. Google ScholarDigital Library
- E. Grochowski, R. Ronen, J. Shen, and H. Wang. Best of Both Latency and Throughput. In Proc. Int'l Conf. on Computer Design (ICCD), 2004. Google ScholarDigital Library
- C. Isci, A. Buyuktosunoglu, C. Y. Cher, P. Bose, and M. Martonosi. An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. In Proceedings of the International Symposium on Microrchitecture (MICRO) 2006. Google ScholarDigital Library
- P. Juang, Q. Wu, L.-S. Peh, M. Martonosi, and D. Clark. Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED'05), Aug. 2005. Google ScholarDigital Library
- R. Kalla, B. Sinharoy, and J. Tendler. IBM POWER5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro, 24(2):40--47, Mar/Apr 2004. Google ScholarDigital Library
- P. Kongetira. A 32-way Multithreaded SPARC(R) Processor. Hot Chips 15, Aug 2004.Google Scholar
- R. Kotla, A. Devgan, S. Ghiasi, T. Keller, and F. Rawson. Characterizing the Impact of Different Memory-Intensity Levels. In IEEE 7th Annual Workshop on Workload Characterization (WWC-7), Oct. 2004.Google Scholar
- K. Krewell. UltraSPARC IV Mirrors Predecessor: Sun Builds Dual-Core Chip in 130nm. Microprocessor Report, Nov 2003.Google Scholar
- J. Li and J. Martinez. Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In Proc. International Symposium on High-Performance Computer Architecture (HPCA-12), 2006.Google Scholar
- Y. Li, D. Brooks, Z. Hu, and K. Skadron. Performance, Energy and Temperature Considerations for SMT and CMP Architectures. In 11th International Symposium on High Performance Computer Architecture (HPCA-11), 2005. Google ScholarDigital Library
- S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In Proceedings of the 25th International Symposium on Computer Architecture, pages 132--141, June/July 1998. Google ScholarDigital Library
- C. McNairy and R. Bhatia. Montecito - The Next Product in the Itanium(R) Processor Family. Hot Chips 15, Aug 2004.Google Scholar
- A. Merkel. Balancing Power Consumption in Multiprocessor Systems. PhD thesis, Sept. 2005. System Architecture Group, University of Karlsruhe, Diploma Thesis.Google Scholar
- K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K.-Y. Chang. The Case for a Single-Chip Multiprocessor. In Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII), Oct. 1996. Google ScholarDigital Library
- M. Powell, M. Gomaa, and T. N. Vijaykumar. Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system. In Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) XI, 2004. Google ScholarDigital Library
- L. Spracklen and S. G. Abraham. Chip Multithreading: Opportunities and Challenges. In 11th International Symposium on High Performance Computer Architecture (HPCA-11), 2005. Google ScholarDigital Library
- S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24--36, Santa Margherita Ligure, Italy, June 1995. Google ScholarDigital Library
- M. T. Zhang. Powering Intel(r) Pentium(r) 4 Generation Processors. In IEEE Electrical Performance of Electronic Packaging Conference, pages 215--218, 2001.Google Scholar
Index Terms
- Evaluating design tradeoffs in on-chip power management for CMPs
Recommendations
Bus power estimation and power-efficient bus arbitration for system-on-a-chip embedded systems
PACS'04: Proceedings of the 4th international conference on Power-Aware Computer SystemsIn a system-on-a-chip embedded system, an external bus connects embedded processor cores, I/O peripherals, direct memory access (DMA) and off-chip memory. The power on the external bus makes up a significant portion of the overall power use in the ...
Multi-optimization power management for chip multiprocessors
PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniquesThe emergence of power as a first-class design constraint has fueled the proposal of a growing number of run-time power optimizations. Many of these optimizations trade-off power saving opportunity for a variable performance loss which depends on ...
Power management of variation aware chip multiprocessors
GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSIFaced with the challenge of finding ways to use an ever-growing transistor budget, microarchitects have begun to move towards the chip multiprocessors (CMPs) as an attractive solution. CMPs have become a common way of reducing chip complexity and power ...
Comments