Analysis and comparative evaluation of stacked-transistor half-bridge topologies implemented with 14 nm bulk CMOS technology | IEEE Conference Publication | IEEE Xplore