Design of sigma-delta analog-to-digital converters implemented in 65nm digital CMOS process for LoRa | IEEE Conference Publication | IEEE Xplore