Si-substrate Modeling toward Substrate-aware Interconnect Resistance and Inductance Extraction in SoC Design | IEEE Conference Publication | IEEE Xplore