A new FIFO design enabling fully-synchronous on-chip data communication network | IEEE Conference Publication | IEEE Xplore