25.2 A 2.2GHz −242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture | IEEE Conference Publication | IEEE Xplore