Design and analysis of a jitter-tolerant digital delay-locked-loop based fraction-of-clock delay line | IEEE Conference Publication | IEEE Xplore