Gate movement for timing improvement on row based Dual-VDD designs | IEEE Conference Publication | IEEE Xplore