Optimum transistor sizing for low-power subthreshold standard cell designs | IEEE Conference Publication | IEEE Xplore