Parasitic Resistance Reduction Strategies for Advanced CMOS FinFETs Beyond 7nm | IEEE Conference Publication | IEEE Xplore