Development of verification envioronment for SPI master interface using SystemVerilog | IEEE Conference Publication | IEEE Xplore