A 1–60 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS | IEEE Conference Publication | IEEE Xplore