Device-circuit Optimization For Minimal Energy And Power Consumption In Cmos Random Logic Networks | IEEE Conference Publication | IEEE Xplore