Fault simulation techniques to reduce IDDQ measurement vectors for sequential circuits | IEEE Conference Publication | IEEE Xplore