Skip to main content

Advertisement

Log in

Schmitt trigger-based single-ended 7T SRAM cell for Internet of Things (IoT) applications

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

The Internet of Things is an emerging application area which is going to become one of the leading electronic hubs in the semiconductor industry. The IoT systems require battery-enabled energy-efficient memory circuits to operate at ultra-low voltage (ULV). In this paper, a novel Schmitt trigger-based, single-ended 7-Transistor (7T) Static Random Access Memory (SRAM) cell which uses dynamic body bias technique for IoT applications is presented. The proposed 7T SRAM cell is designed using standard 45nm Complementary Metal Oxide Semiconductor technology at an ULV of 0.3V. The post-layout simulation results have shown more than 22% improvements in the Read Static Noise Margin and more than 44% write, 63% read energy savings in comparison with the conventional 6T cell, 7T, single-ended 8T, and Schmitt trigger 11T cell designs. The proposed design is also found to be stable at different process corners and supply voltages. A new quality metric SNM per unit Area to Energy Ratio which evaluates the overall performance of the SRAM cell design is calculated and is found to be highest for the proposed design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

References

  1. Rathore MM, Ahmad A, Paul A, Rho S (2016) Urban planning and building smart cities based on the internet of things using big data analytics. Comput Netw 101:63–80

    Article  Google Scholar 

  2. Alioto M (2017) Enabling the internet of things from integrated circuits to integrated systems. Springer, New York

    Book  Google Scholar 

  3. Yoshinobu N, Masahi H, Takayuki K, Itoh K (2003) Review and future prospects of low-voltage RAM circuits. IBM J Res Develop 47(5):525–552

    Google Scholar 

  4. Ramy EA, Bayoumi MA (2007) Low-power cache design using 7T SRAM Cell. IEEE Trans Ciruits Syst II 54(4):318–322

    Article  Google Scholar 

  5. Wang A, Chandrakasan A (2006) Sub-threshold design for ultra low-power systems. Springer, New York

    Google Scholar 

  6. Singh J, Mohanty SP, Pradhan D (2013) Robust SRAM designs and analysis. Springer, New York

    Book  Google Scholar 

  7. Kushwah CB, Vishwakarma SK (2016) A single-ended with dynamic feedback control 8T shreshold SRAM cell. IEEE Trans VLSI Syst 24(1):373–377

    Article  Google Scholar 

  8. Kulkarni JP, Kim K, Roy K (2007) A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE J Solid State Circ 42(10):2303–2313

    Article  Google Scholar 

  9. Kulkarni JP, Roy K (2012) Ultralow-voltage process-variation-tolerant schmitt-trigger-based SRAM design. IEEE Trans VLSI Syst 20(2):319–332

    Article  Google Scholar 

  10. Ahmad S, Gupta MK, Alam N, Hasan M (2016) Single-ended schmitt-trigger-based robust low-power SRAM cell. IEEE Trans VLSI Syst 24(8):2634–2642

    Article  Google Scholar 

  11. Srinivasan V, Varshad VR, Senthil kumar KK (2013) Schmitt trigger based SRAM cell for ultralow power operation-A CNFET based approach. Procedia Eng 64(2013):115–124

    Article  Google Scholar 

  12. Zhang A, Srivastava A, Ajmera PK (2003) Low voltage CMOS schmitt trigger circuit. Electron Lett 39(24):1696–1698

    Article  Google Scholar 

  13. Al-Sarawi SF (2002) Low-power schmitt trigger circuit. Electron Lett 38(18):1009–1010

    Article  Google Scholar 

  14. Soeleman H, Roy K, Paul BC (2001) Robust subthreshold logic for ultra-low power operation. IEEE Trans VLSI Syst 9(1):90–99

    Article  Google Scholar 

  15. Kishore S, Sakthivel R (2017) Two Novel Subthreshold Logic Families for Area and Ultra Low-Energy Efficient Applications: DTGDI & SBBGDI. Gazi Univ J Sci 30(4):283–294

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sakthivel R.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sanapala, K., R, S. & Yeo, SS. Schmitt trigger-based single-ended 7T SRAM cell for Internet of Things (IoT) applications. J Supercomput 74, 4613–4622 (2018). https://doi.org/10.1007/s11227-018-2433-3

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-018-2433-3

Keywords

Navigation