Abstract
In this study, an area-efficient 8-channel 128-point fast Fourier transform (FFT) processor is proposed for IEEE 802.11ac standard MIMO-OFDM system. The proposed FFT processor is based on mixed-radix multi-path delay commutator (MRMDC) architecture and supports eight spatial data streams. Using input memory array transpose architecture and a bit-reversal circuit, the proposed FFT processor can generate eight input and output spatial data streams in natural order. Therefore, the processor can be used directly in MIMO-OFDM systems without additional input or output RAM. The proposed FFT processor is designed using hardware description language and synthesized to a gate-level circuit using a TSMC 90-nm CMOS standard cell library. Compared with other 8-channel MRMDC FFT processors, the proposed FFT processor can reduce the logic gate count of the MRMDC module by approximately 12.5 %.
Similar content being viewed by others
References
S.-G. Chen et al., Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architecture. IEEE Trans. Circuits Syst. I 61(10), 2869–2877 (2014)
J.W. Cooley, J.W. Tukey, An algorithm for the machine calculation of complex Fourier series. Math. Comput. 5(5), 87–109 (1965)
S. He, M. Torkelson, Designing pipeline FFT processor for OFDM (de)Modulation, in Proceedings of the IEEE URSI International Symposium on Signals, Systems and Electronics, (1998), pp. 257–262
Y. Jung et al., Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs. IEEE Trans. Circuits Syst. II 54(7), 631–635 (2007)
B. Kang, J. Kim, Low complexity multi-point 4-channel FFT processor for IEEE 802.11n MIMO-OFDM WLAN system, in 2012 International Conference on Green and Ubiquitous Technology (GUT), (2012), pp. 94–97
Y.-W. Lin, H.-Y. Liu, C.-Y. Lee, A dynamic scaling FFT processor for DVB-T applications. J. Solid State Circuits 39(11), 2005–2013 (2004)
Y.-W. Lin, H.-Y. Liu, C.-Y. Lee, A 1-GS/s FFT/IFFT processor for UWB application. IEEE J. Solid State Circuits 40(8), 1726–1735 (2005)
H. Liu, H. Lee, A high performance four-parallel 128/64-point radix-24 FFT/IFFT processor for MIMO-OFDM system, in IEEE Asia Pacific Conference on Circuits and Systems, (2008), pp. 834–837
T. Sansaloni et al., Efficient pipeline FFT processor for WLAN MIMO-OFDM. Electron. Lett. 41(19), 1043–1044 (2005)
L.-Z. Shi, Array transpose architecture for pipeline FFT processor. ICIC Express Lett. 8(12), 3421–3428 (2014)
K.L.S. Swee, L.H. Hiung, Performance comparison review of Radix-based multiplier designs, in 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS), vol. 2, (2012), pp. 854–859
The Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. IEEE Standard 802.11ac, (2014)
The Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. IEEE Standard 802.11n, (2011)
S. Yoshizawa, A. Orikasa, Y. Miyanaga, An area and power efficient pipeline FFT processor for \(8\times 8\) MIMO-OFDM systems, in IEEE International Symposium on Circuits and Systems (ISCAS), (2011), pp. 2705–2708
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Shi, LZ., Guo, JM. Design of an 8-Channel FFT Processor for IEEE 802.11ac MIMO-OFDM WLAN System. Circuits Syst Signal Process 35, 3759–3769 (2016). https://doi.org/10.1007/s00034-015-0217-z
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-015-0217-z