Abstract
Reliability and robustness have been always important parameters of integrated systems. However, with the emergence of nanotechnologies reliability concerns are arising with an alarming pace. The consequence is an increasing demand of techniques that improve yield as well as lifetime reliability of today’s complex integrated systems. It is requested though, that the solutions result in only minimum penalties on power dissipation and system performance. The approach Alternating Module Activation (AMA) offers both extension of system lifetime and low increase of power and delay. The essential contribution of this work is an analysis to which extent this technique can be improved even more. Thereby, components that enable partial concurrent error detection as well as Built-in self-test functionality are included. Further, a flow for comparison of system’s lifetime on cell-level is presented. Final results indicate an improvement of the system’s lifetime of up to 58 % for designs in which the expected instance lifetime differs by factor 2.
Chapter PDF
References
Srinivasan, J., Adve, S., Bose, P., Rivers, J.: The impact of technology scaling on lifetime reliability. In: Proceedings of IEEE International Conference on Dependable Systems and Networks (2004)
Bernardi, P., Bolzani, L.M.V., Rebaudengo, M., Reorda, M.S., Vargas, F.L., Violante, M.: A new hybrid fault detection technique for Systems-on-a-Chip. IEEE Transaction on Computers 55(2), 185–198 (2006)
Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.: Robust System Design with Built-In Soft-Error Resilience. Computer 38(2), 43–52 (2005)
Inukai, T., Hiramoto, T., Sakurai, T.: Variable threshold CMOS (VTCMOS) in series connected circuits. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 201–206 (2001)
Tschanz, J., et al.: Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-States Circuits 37, 1396–1402 (2002)
Sill Torres, F., Cornelius, C., Timmermann, D.: Reliability Enhancement via Sleep Transistors. In: Proceedings of 12th IEEE Latin-American Test Workshop, pp. 1–6 (2011)
Cornelius, C., Sill Torres, F., Timmermann, D.: Power-Efficient Application of Sleep Transistors to Enhance the Reliability of Integrated Circuits. Journal of Low Power Electronics 7(4), 552–561 (2011)
Powell, M., Yang, S.-H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 90–95 (2000)
Srinivasan, J., Adve, S.V., Bose, P., Rivers, J., Hu, C.-K.: RAMP: A Model for Reliability Aware Microprocessor Design. IBM Research Report, RC23048 (2003)
Stathis, J.: Reliability limits for the gate insulator in cmos technology. IBM Journal of Research & Develop 46(2/3), 265–286 (2002)
Maricau, E., Gielen, G.: NBTI model for analogue IC reliability simulation. Electronics Letters 46(18) (2010)
Failure Mechanisms and Models for Semiconductor Devices, JEDEC Publication JEP122-A, Jedec Solid State Technology Association (2002)
Possamai Bastos, R., Sill Torres, F., Di Natale, G., Flottes, M., Rouzeyre, B.: Novel transient-fault detection circuit featuring enhanced bulk built-in current sensor with low-power sleep-mode. Microelectronics Reliability 52(9-10), 1781–1786 (2012)
Lorenz, D., Barke, M., Schlichtmann, U.: Aging analysis at gate and macro cell level. In: Proceedings of Computer-Aided Design, pp. 77–84 (2010)
Xiao, J., Jiang, J., Zhu, X., Ouyang, C.: A Method of Gate-Level Circuit Reliability Estimation Based on Iterative PTM Model. In: Proceed. Dependable Computing, pp. 276–277 (2011)
Hansen, M., Yalcin, H., Hayes, J.P.: Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering. IEEE Design & Test 16(3), 72–80 (1999)
Basto, L.: First results of ITC’99 benchmark circuits. IEEE Design & Test of Computers 17(3), 54–59 (2000)
Zhao, W., Cao, Y.: New generation of Predictive Technology Model for sub-45nm early design exploration. IEEE Transactions on Electron Devices 53(11), 2816–2823 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Torres, F.S. (2013). Enhancement of System-Lifetime by Alternating Module Activation. In: Schirner, G., Götz, M., Rettberg, A., Zanella, M.C., Rammig, F.J. (eds) Embedded Systems: Design, Analysis and Verification. IESS 2013. IFIP Advances in Information and Communication Technology, vol 403. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38853-8_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-38853-8_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-38852-1
Online ISBN: 978-3-642-38853-8
eBook Packages: Computer ScienceComputer Science (R0)