Abstract
The ever increasing complexity of embedded systems demands for rising memory size, and larger memories increase the power drain. In this work, we exploit banked memories with independent low-leakage retention mode in event-driven applications. The resulting energy saving for a given number of banks is close to the maximum achievable value, since the memory banks access pattern of event-driven applications presents a high temporal locality, leading to a low saving loss due to wake-up transitions. Results show an energy reduction up to 77.4% for a memory of ten banks with a partition overhead of 1%.
Chapter PDF
Similar content being viewed by others
References
Verma, N.: Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(9), 1695–1703 (2011)
Golubeva, O., Loghi, M., Poncino, M., Macii, E.: Architectural leakage-aware management of partitioned scratchpad memories. In: DATE 2007: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1665–1670. EDA Consortium, San Jose(2007)
Calimera, A., Macii, A., Macii, E., Poncino, M.: Design Techniques and Architectures for Low-Leakage SRAMs. IEEE Transactions on Circuits and Systems I: Regular Papers 59(9), 1992–2007 (2012)
Ozturk, O., Kandemir, M.: ILP-Based energy minimization techniques for banked memories. ACM Trans. Des. Autom. Electron. Syst. 13(3), 1–40 (2008)
Thoziyoor, S., Ahn, J.H., Monchiero, M., Brockman, J.B., Jouppi, N.P.: A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies. In: 2008 International Symposium on Computer Architecture, pp. 51–62. IEEE, Washington, DC (2008)
Qin, H., Cao, Y., Markovic, D., Vladimirescu, A., Rabaey, J.: SRAM leakage suppression by minimizing standby supply voltage. In: SCS 2003: Proceedings of the International Symposium on Signals, Circuits and Systems, pp. 55–60. IEEE Comput. Soc., Los Alamitos (2004)
Rabaey, J.: Low power design essentials. Springer (2009)
Calimera, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 56(9), 1979–1993 (2009)
Loghi, M., Golubeva, O., Macii, E., Poncino, M.: Architectural Leakage Power Minimization of Scratchpad Memories by Application-Driven Sub-Banking. IEEE Transactions on Computers (2010)
Eriksson, J., Österlind, F., Finne, N., Tsiftes, N., Dunkels, A., Voigt, T., Sauter, R., Marrón, P.J.: COOJA/MSPSim: interoperability testing for wireless sensor networks. In: Proceedings of the 2nd International Conference on Simulation Tools and Techniques, Simutools 2009, pp. 1–7. ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), Brussels (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Steinfeld, L., Ritt, M., Silveira, F., Carro, L. (2013). Low-Power Processors Require Effective Memory Partitioning. In: Schirner, G., Götz, M., Rettberg, A., Zanella, M.C., Rammig, F.J. (eds) Embedded Systems: Design, Analysis and Verification. IESS 2013. IFIP Advances in Information and Communication Technology, vol 403. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38853-8_7
Download citation
DOI: https://doi.org/10.1007/978-3-642-38853-8_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-38852-1
Online ISBN: 978-3-642-38853-8
eBook Packages: Computer ScienceComputer Science (R0)