Skip to main content

Evaluating Performance of BLAST on Intel Xeon and Itanium2 Processors

  • Conference paper
Parallel and Distributed Processing and Applications (ISPA 2004)

Abstract

High-performance computing (HPC) has increasingly adopted the use of clustered Intel architecture–based servers. This paper compares the performance characteristics of three Dell PowerEdge (PE) servers that are based on three different Intel processor technologies. They are the PE1750 which is an IA-32 based Xeon system, PE1850 which uses the new 90nm technology Xeon processor at faster frequencies and the PE3250 which is an Itanium2 based system. BLAST (Basic Local Alignment Search Tool), a high performance computing application used in the field of biological research, is used as the workload for this study. The aim is to understand the performance benefits of the different features associated with each processor/platform technology to BLAST and explain the observations using other standard micro-benchmarks like STREAM and LMBench.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Top 500 Supercomputer Sites, http://www.top500.org/

  2. Koufaty, D., Marr, D.T.: Hyperthreading technology in the netburst microarchitecture. Intel, IEEE Micro. 23(2), 56–65 (2003)

    Google Scholar 

  3. Sharangpani, H., Arora, K.: Itanium Processor Microarchitecture. Intel, IEEE Micro. 20(5), 24–43 (2000)

    Google Scholar 

  4. Hsieh, J., Leng, T., Mashayekhi, V., Rooholamini, R.: Impact of Level 2 Cache and Memory Subsystem on the Scalability of Clusters of Small-Scale SMP Servers. In: Cluster 2000, Chemnitz, Germany (November 2000)

    Google Scholar 

  5. LMBench, http://www.bitmover.com/lmbench/

  6. The Stream benchmark, http://www.streambench.org/

  7. DDR2 Advantages for Dual-Processor Servers (August 2004), http://www.memforum.org/memorybasics/ddr2/DDR2_Whitepaper.pdf

  8. BLAST Home Page at NCBI, http://www.ncbi.nih.gov/BLAST/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Radhakrishnan, R. et al. (2004). Evaluating Performance of BLAST on Intel Xeon and Itanium2 Processors. In: Cao, J., Yang, L.T., Guo, M., Lau, F. (eds) Parallel and Distributed Processing and Applications. ISPA 2004. Lecture Notes in Computer Science, vol 3358. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30566-8_115

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30566-8_115

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-24128-7

  • Online ISBN: 978-3-540-30566-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics