Abstract
Intellectual property (IP) cores are fundamental criteria when selecting which FPGA vendor and specific part to choose for a design. IP provides an easy mechanism for incorporating complex logic in your designs, from high-speed gigahertz transceivers (GTs) to digital signal processors (DSPs) as well as soft microprocessors (MicroBlaze) to an embedded ARM system on a chip (SoC). Xilinx-provided IP have been optimized and tested to work with the FPGA resources including DPS, block RAM, and IO, greatly accelerating design development.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Bazeghi, C. (2017). IP Flows. In: Churiwala, S. (eds) Designing with Xilinx® FPGAs. Springer, Cham. https://doi.org/10.1007/978-3-319-42438-5_3
Download citation
DOI: https://doi.org/10.1007/978-3-319-42438-5_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-42437-8
Online ISBN: 978-3-319-42438-5
eBook Packages: EngineeringEngineering (R0)