Abstract
With the increasing use of multi-core platforms in safety-related domains, aircraft system integrators and authorities exhibit a concern about the impact of concurrent access to shared-resources in the Worst-Case Execution Time (WCET). This paper highlights the need for accurate memory-centric scheduling mechanisms for guaranteeing prioritized memory accesses to Real-Time safety-related components of the system. We implemented a software technique called cache coloring that demonstrates that isolation at timing and spatial level can be achieved by managing the lines that can be evicted in the cache. In order to show the effectiveness of this technique, the timing properties of a real application are considered as a use case, this application is made of parallel tasks that show different trade-offs between computation and memory loads.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Howard CE (2018) It’s time: avionics need to move to multicore processors. https://www.intelligent-aerospace.com/articles/2018/01/it-s-time-avionics-needs-to-move-to-multicore-processors.html
Sañudo I, Cavicchioli R, Capodieci N, Valente P, Bertogna M (2018) A survey on shared disk I/O management in virtualized environments under real time constraints. SIGBED Rev. 15(1):57–63
ISO 26262-1:2011 (2011) Road vehicles – Functional safety
EUROCAE WG-12 RTCA SC-205 (2011) DO-178C, software considerations in airborne systems and equipment certification
CAST 32 Superceded by CAST 32A Multi-core Processors (2014) Standard
Functional safety of electrical/electronic/programmable electronic safety-related systems (2000) Standard, International Organization for Standardization, Geneva, CH
ARM. Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A Documentation. https://developer.arm.com/docs/ddi0598/latest
Mittal S (2017) A survey of techniques for cache partitioning in multicore processors. ACM Comput. Surv. 50(2):27:1–27:39
Kloda T, Solieri M, Mancuso R, Capodieci N, Valente P, Bertogna M (April 2019) Deterministic memory hierarchy and virtualization for modern multi-core embedded systems. In: 25th IEEE real-time and embedded technology and applications symposium, RTAS 2019
Kiszka J and Contributors (2018) Jailhouse
High-Performance Real time Architectures for Low-Power Embedded (HERCULES) Project Consortium (EU ID 688860 H2020 ICT 04-2015). The Hercules Project. https://hercules2020.eu/
Capodieci N, Cavicchioli R, Vogel P, Marongiu A, Scordino C, Gai P (2017) Deliverable 2.2 - detailed characterization of platforms. High-Performance Real-time Architectures for Low-Power Embedded (HERCULES) Project Consortium (EU ID 688860 - H2020 - ICT 04-2015). https://hercules2020.eu/wp-content/uploads/2017/03/D2.2_Detailed_Characterization_of_Platforms.pdf
McVoy L, Staelin C (2005) Lmbench - tools for performance analysis, version 2. http://www.bitmover.com/lmbench/
Caccamo M, Cesati M, Pellizzoni R, Betti E, Dudko R, Mancuso R (2013) Real-time cache management framework for multi-core architectures. In: Proceedings of the 2013 IEEE 19th real-time and embedded technology and applications symposium (RTAS), RTAS 2013. IEEE Computer Society
Tabish R, Mancuso R, Wasly S, Alhammad A, Phatak SS, Pellizzoni R, Caccamo M (April 2016) A real-time scratchpad-centric OS for multi-core embedded systems. In: 2016 IEEE real-time and embedded technology and applications symposium (RTAS)
Corradi G, Klingler B, Puillet E, Schillinger P, Bertogna M, Solieri M, Miccio L Delivering real time and determinism of ZYNQ Ultrascale+ A53 clusters with coloured lockdown and Jailhouse hypervisor. Xilinx Inc. whitepaper (November 2018, to appear)
Capodieci N, Cavicchioli R, Valente P, Bertogna M (2017) Sigamma: server based integrated GPU arbitration mechanism for memory accesses. In: RTNS
Acknowledgment
This work was supported by the I-MECH (Intelligent Motion Control Platform for Smart Mechatronic Systems), funded by European Union’s Horizon 2020 ECSEL JA 2016 research and innovation program under grant agreement No. 737453.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Sañudo, I. et al. (2020). The Key Role of Memory in Next-Generation Embedded Systems for Military Applications. In: Ciancarini, P., Mazzara, M., Messina, A., Sillitti, A., Succi, G. (eds) Proceedings of 6th International Conference in Software Engineering for Defence Applications. SEDA 2018. Advances in Intelligent Systems and Computing, vol 925. Springer, Cham. https://doi.org/10.1007/978-3-030-14687-0_25
Download citation
DOI: https://doi.org/10.1007/978-3-030-14687-0_25
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-14686-3
Online ISBN: 978-3-030-14687-0
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)