Abstract
IC technologies are approaching the ultimate limits of silicon in terms of channel width, power supply and speed. By approaching these limits, circuits are becoming increasingly sensitive to noise, which will result on unacceptable rates of soft-errors. Furthermore, defect behavior is becoming increasingly complex resulting on increasing number of timing faults that can escape detection by fabrication testing. Thus, fault tolerant techniques will become necessary even for commodity applications. This work considers the implementation and improvements of a new soft error and timing error detecting technique based on time redundancy. Arithmetic circuits were used as test vehicle to validate the approach. Simulations and performance evaluations of the proposed detection technique were made using time and logic simulators. The obtained results show that detection of such temporal faults can be achieved by means of meaningful hardware and performance cost.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
I Alzaher-Noufal, M. Nicolaidis A Tool for Automatic Generation of Self-Checking Multipliers Based on Residue Arithmetic Codes, 1999 DATE Conference, March 1999, Munich, Germany.
AVIZIENIS A., Arithmetic Algorithms for Error-Coded Operands IEEE Trans. Comput., Vol. C-22, No. 6, 567–572, June 1973.
M. BAZE, S. BUCHNER, Attenuation of Single Event Induced Pulses in CMOS Combinational Logic IEEE Trans. Nuclear Science, Vol. 44, No. 6, December 1997.
R. Brent and H. Kung, A Regular Layout for Parallel Adders, IEEE Trans. Computers, Vol. C-31, No. 3, 260–264, March 1982.
H. CHA et al. A Fast and Accurate Gate-level Transient Fault Simulation Environment, Proceedings of FTCS, June 1993.
Franco P., McCluskey E. J., On-Line Delay Testing of Digital Circuits, 12th IEEE VLSI Test Symposium, Cherry Hill, NJ, April 1994.
K. Hwang, Computer Arithmetic, Principles, Architectures and Design, Wiley, New York, 1979.
T. Han, D. Carlson, Fast area efficient VLSI Adders, 8th Symposium on Computer Arithmetic, pp. 49–56, May 1987.
P.M. Kogge and H. Stone, A Parallel Algorithm for Efficient Solution of a General Class of Recurrence Equations, IEEE Trans. Computers, Vol. C-22, No. 8, 786 – 792, August 1973.
C. Metra, M. Favalli, B. Ricco, On-Line Detection of Logic Errors due to Crosstalk, Delay, and Transient Faults, ITC October 18–23, 1998, Washington, DC.
M. NICOLAIDIS, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, In proceedings VTS 99.
PETERSON W.W. On Checking an Adder, IBM J. Res. Develop. 2, 166–168, April 1958.
PETERSON W.W., WELDON E.J., Error-Correcting Codes, 2nd edn, MIT press, Cambridge, M, 1972.
J. Sklanski, Conditional-sum Addition Logic, IRE Trans. Electronic Computers, Vol. EC-9, No. 2, 226–231, June 1960.
N.H.E. Weste and al. Principles of CMOS VLSI Design- A System Perspective, 2nd edn, Addison-Wesley, 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer
About this chapter
Cite this chapter
Anghel, L., Nicolaidis, M. (2008). Cost Reduction and Evaluation of a Temporary Faults-Detecting Technique. In: Lauwereins, R., Madsen, J. (eds) Design, Automation, and Test in Europe. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6488-3_31
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6488-3_31
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6487-6
Online ISBN: 978-1-4020-6488-3
eBook Packages: EngineeringEngineering (R0)