Abstract
In today’s system design, reconfigurable computing plays more and more an important role. By the extension of reconfigurable devices like FPGAs with one or more CPUs new challenges in system design should be solved. These new hybrid FPGAs (e.g. Virtex-II ProTM), provides a hardcore general-purpose processor (GPP) embedded into a field of programmable gate arrays. Furthermore, they offer partial reconfiguration. Therefore, those hybrid FPGAs are very attractive for implementation of run-time reconfigurable embedded systems. However, most of the efforts in this field were made in order to apply these capabilities at application level, leaving to the Operating System (OS) the provision of the necessary mechanisms to support these applications. In this paper, an approach for run-time reconfigurable Operating System, which takes advantage of the new hybrid FPGAs to reconfigure itself based on online estimation of application demands, is presented. Especially run-time assignment and reconfiguration of OS services over hybrid architecture are discussed. The proposed model uses a 0-1 Integer programming strategy for assigning OS components over hybrid architecture, as well as an alternative heuristic algorithm for it. Furthermore, the evaluation of the reconfiguration costs are presented and discussed.
This work was developed in the course of the Special Research Initiative 614 – Self-optimizing Concepts and Structures in Mechanical Engineering – University of Paderborn, and was published on its behalf and funded by the Deutsche Forschungsgemeinschaft.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Andrews, D., Niehaus, D., Ashenden, P.: Programming models for hybrid cpu/fpga chips. In: Computer - Inovative Thecnology for Computer Professionals, pp. 118–120. IEEE Computer Society, Los Alamitos (2004)
Götz, M.: Dynamic hardware-software codesign of a reconfigurable real-time operating system. In: Proc. of ReConFig 2004, Mexican Society of Computer Science, SMCC (2004)
Götz, M., Rettberg, A., Pereira, C.E.: Towards run-time partitioning of a real time operating system for reconfigurable systems on chip. In: Proceedings of International Embedded Systems Symposium 2005, Manaus, Brazil (2005)
Lee, J., Mooney III, V.J., Ingström, K., Daleby, A., Klevin, T., Lindh, L.: A comparison of the rtu hardware rtos with a hardware/software rtos. In: Asia and South Pacific Design Automation Conference, ASP-DAC 2003, Japan, vol. 6 (2003)
Kuacharoen, P., Shalan, M., Mooney, V.: A configurable hardware scheduler for real-time systems. In: Proc. of ERSA (2003)
Kohout, P., Ganesh, B., Jacob, B.: Hardware support for real-time operating systems. In: International Symposium on Systems Synthesis, Proceedings of the 1st IEEE/ACM/IFIP International conference on HW/SW codesign and system synthesis (2003)
Lee, J., Ryu, K., Mooney III, V.J.: A framework for automatic generation of configuration files for a custom hardware/software rtos. In: Proc. of ERSA (2002)
Lindh, L., Stanischewski, F.: Fastchart - a fast time deterministic cpu and hardware based real-time-kernel. In: EUROMICRO 1991, Paris, France, pp. 12–19 (1991)
Harkin, J., McGinnity, T.M., Maguire, L.P.: Modeling and optimizing run-time reconfiguration using evolutionary computation. Trans. on Embe. Comp. Sys. (4) (2004)
Quinn, H., King, L.A.S., Leeser, M., Meleis, W.: Runtime assignment of reconfigurable hardware components for image processing pipelines. In: FCCM (2003)
Mignolet, J.Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In: DATE (2003)
Wigley, G., Kearney, D.: The development of an operating system for reconfigurable computing. In: FCCM (2001)
Walder, H., Platzner, M.: A runtime environment for reconfigurable hardware operating systems. In: FPL (2004)
Wolsey, L.A.: Integer Programming. Wiley-Interscience, Hoboken (1998)
Eles, P., Kuchcinski, K., Peng, Z.: 4. In: System Synthesis with VHDL: A Transformational Approach. Kluwer Academic Publishers, Dordrecht (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Götz, M., Rettberg, A., Pereira, C.E. (2005). A Run-Time Partitioning Algorithm for RTOS on Reconfigurable Hardware. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_48
Download citation
DOI: https://doi.org/10.1007/11596356_48
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30807-2
Online ISBN: 978-3-540-32295-5
eBook Packages: Computer ScienceComputer Science (R0)