Skip to main content

CMOS Differential Logic Families

  • Chapter
CMOS Logic Circuit Design

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. K.M. Chu and D.L. Pulfrey, “A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic,” IEEE J. Solid-State Circuits, vol. SC-22, no. 4, pp. 528–532, August, 1987.

    Article  Google Scholar 

  2. K.M. Chu and D.L, Pulfrey, “Design Procedures for Differential Cascode Voltage Switch Logic Circuits,” IEEE J. Solid-State Circuits, vol. SC-21, no. 4, pp. 1082–1087, December, 1986.

    Google Scholar 

  3. T. A. Grotjohn and B. Hoefflinger, “Sample-Set Differential Logic (SSDL) for Complex High-Speed VLSI,” IEEE J. Solid-State Circuits, vol. SC-21, no. 2, pp. 367–369, April, 1986.

    Article  Google Scholar 

  4. L.G. Heller, et al., “Cascode voltage switch logic: a differential CMOS logic family, ISSCC84 Digest, pp. 16–17, February, 1984.

    Google Scholar 

  5. N. Kanopoulos and N. Vasanthavada, “Testing of Differential Cascode Voltage Switch (DCVS) Circuits,” IEEE J. Solid-State Circuits, vol. SC-25, no. 3, pp. 806–812, June, 1990.

    Article  Google Scholar 

  6. F-S. Lai and W. Hwang, “Design and Implementation of Differential Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic for High-Performance Digital Systems,” IEEE J. Solid-State Cir-cuits, vol. 32, no. 4, pp. 563–573, April, 1997.

    Google Scholar 

  7. S-H. Lu, “Implementation of Iterative Networks with CMOS Differential Logic,” IEEE J. Solid-State Circuits, vol. 23, no. 4, pp. 1013–1017, August, 1988.

    Article  Google Scholar 

  8. D. Somasekhar and K. Roy, “Differential Current Switch Logic: A Low Power DCVS Logic Family,” IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 981–991, July, 1996.

    Article  Google Scholar 

  9. M. Suzuki, et al., “A 1.5ns 32-b CMOS ALU in Double Pass-Transistor Logic,” IEEE J. Solid-State Circuits, vol. 28, no. 11, pp. 1145–1151, November, 1993.

    Article  Google Scholar 

  10. K. Yano, et al., “A 2.8-ns CMOS 16×l6–b Multiplier Using Complementary Pass-Transistor Logic,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp.388–395, April, 1990.

    Article  Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). CMOS Differential Logic Families. In: CMOS Logic Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47529-4_9

Download citation

  • DOI: https://doi.org/10.1007/0-306-47529-4_9

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-8452-6

  • Online ISBN: 978-0-306-47529-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics