Buffered clock tree synthesis for 3D ICs under thermal variations | IEEE Conference Publication | IEEE Xplore