High speed ASIC implementations of leakage-resilient cryptography | IEEE Conference Publication | IEEE Xplore