Jiacong He
ABSTRACT
Energy becomes an inevitable challenge when using a large die-stacking DRAM cache as part of memory. Emerging volatile STT-RAM can be integrated with DRAM as a software-managed hybrid cache to effectively reduce the static and dynamic energy of large cache, but there is extra refresh energy overhead. We observe that reducing the refresh rate of volatile STT-RAM will provide significant energy savings while introducing a small number of bit errors that can be easily tolerated by most error-resilient applications. Thus, we propose a quality-aware approximate die-stacking hybrid cache and develop a novel data allocation scheme. We also propose the online quality monitor and the light-weight check scheme for error recovery. The results show an average 91% reduction in volatile STT-RAM refresh energy with minimal loss in output quality.
- Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News (2011).Google Scholar
- Matthias Jung, Deepak M Mathew, Christian Weis, and Norbert Wehn. 2016. Approximate computing with partially unreliable dynamic random access memory-approximate DRAM. In Proceedings of DAC. Google ScholarDigital Library
- Song Liu, Karthik Pattabiraman, Thomas Moscibroda, and Benjamin G Zorn. 2012. Flikker: saving DRAM refresh-power through critical data partitioning. In Proceedings of ASPLOS. Google ScholarCross Ref
- Joshua San Miguel, Jorge Albericio, Andreas Moshovos, and Natalie Enright Jerger. 2015. Doppelgänger: a cache for approximate computing. In Proceedings of MICRO. Google ScholarDigital Library
- Matt Poremba, Sparsh Mittal, Dong Li, Jeffrey S Vetter, and Yuan Xie. 2015. DESTINY: A Tool for Modeling Emerging 3D NVM and eDRAM caches. In Proceedings of DATE.Google ScholarCross Ref
- Arnab Raha, Hrishikesh Jayakumar, Soubhagya Sutar, and Vijay Raghunathan. 2015. Quality-aware data allocation in approximate DRAM. In Proceedings of CASES. Google ScholarCross Ref
Index Terms
- A software-defined hybrid cache with reduced energy: poster
Recommendations
High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSIIn recent years, NVM (non-volatile memory) technologies, such as STT-RAM (spin transfer torque RAM) and PRAM (phase change RAM), have drawn a lot of attention due to their low leakage and high density. However, both NVMs suffer from high write latency ...
On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations
Special issue on memory technologiesIt has been predicted that a processor's caches could occupy as much as 90% of chip area a few technology nodes from the current ones. In this article, we investigate the use of multilevel spin-transfer torque RAM (STT-RAM) cells in the design of ...
DESTINY: a tool for modeling emerging 3D NVM and eDRAM caches
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & ExhibitionThe continuous drive for performance has pushed the researchers to explore novel memory technologies (e.g. non-volatile memory) and novel fabrication approaches (e.g. 3D stacking) in the design of caches. However, a comprehensive tool which models both ...
Comments