A genetic approach to test application time reduction for full scan and partial scan circuits | IEEE Conference Publication | IEEE Xplore