A graph approach to DFT hardware placement for robust delay fault BIST | IEEE Conference Publication | IEEE Xplore