Simplified partially parallel DVB-S2 LDPC decoder architectural design based on FPGA | IEEE Conference Publication | IEEE Xplore