A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs | IEEE Conference Publication | IEEE Xplore