An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions | IEEE Conference Publication | IEEE Xplore