A design framework for asynchronous/synchronous circuits based on CHP to HDL translation | IEEE Conference Publication | IEEE Xplore