Noise margin constraints for interconnectivity in deep submicron low power and mixed-signal VLSI circuits | IEEE Conference Publication | IEEE Xplore