A VLSI architecture for modeling intersegmental coordination | IEEE Conference Publication | IEEE Xplore