Skip to main content

Advertisement

SpringerLink
Log in

Toward the Optimal Configuration of Dynamic Voltage Scaling Points in Real-Time Applications

  • Short Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

In real-time applications, compiler-directed dynamic voltage scaling (DVS) could reduce energy consumption efficiently, where compiler put voltage scaling points in the proper places, and the supply voltage and clock frequency were adjusted to the relationship between the reduced time and the reduced workload. This paper presents the optimal configuration of dynamic voltage scaling points without voltage scaling overhead, which minimizes energy consumption. The conclusion is proved theoretically. Finally, it is confirmed by simulations with equally-spaced voltage scaling configuration.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. ITRS. International technology roadmap for semiconductors. 2003 edition, Available at http://public.itrs.net.

  2. Kanishka Lahiri. Battery-driven system design: A new frontier in low power design. In Proc. ASP-DAC/VLSI Design 2002, Bangalore, India, January 7–11, 2002, pp.261–267.

  3. Trevor Mudge. Power: A first class design constraint for future architectures. In Proc. 7th Int. Conf. High Performance Computing (HiPC 2000), Bangalore, India, 2000, pp.215–224.

  4. Jan M Rabaey. Digital Integrated Circuits: A Design Perspective. Beijing: Tsinghua University Press, 1998, pp.1–700.

    Google Scholar 

  5. Weiser W, Welch B, Demers A, Shenker S. Scheduling for reduced CPU energy. In Proc. the 1st USENIX Symposium on Operating Systems Design and Implementation, Monterey, CA, November 1994, pp.13–23.

  6. Jacob Rubin Lorch. Operating systems techniques for reducing processor energy consumption [Dissertation]. University of California, Berkeley, Fall 2001, pp.1–402.

  7. Shin Y, Choi K. Power conscious fixed priority scheduling for hard real-time systems. In Proc. Design Automation Conference, New Orleans, Louisiana, USA, 1999, pp.134–139.

  8. Aydin H, Melhem R, Mosse D, Alvarez P M. Power-aware scheduling for periodic real-time tasks. IEEE Trans. Computers, 2004, 53(5): 584–600.

    Article  Google Scholar 

  9. Dakai Zhu, Melhem R, Childers B R. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems. IEEE Trans. Parallel & Distributed Systems, 2003, 14(7): 686–700.

    Article  Google Scholar 

  10. Daniel Mosse, Aydin H, Childers B, Melhem R. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proc. Workshop on Compilers and Operating Systems for Low-Power (COLP’00), Philadelphia, PA, October 2000, pp.194–203.

  11. Dongkun Shin, Jihong Kim, Seongsoo Lee. Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Design & Test of Computers, 2001, 18(2): 20–30.

    Article  Google Scholar 

  12. Saputra H, Kandemir M, Vijaykrishnan N et al. Energy-conscious compilation based on voltage scaling. In Proc. ACM SIGPLAN Joint Conference on Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems, Berlin, Germany, June 2002, pp.1–10.

  13. Flavius Gruian. Hard real-time scheduling for low-energy using stochastic data and DVS processors. In Proc. the International Symposium on Low-Power Electronics and Design (ISLPED’01), Huntington Beach, CA, Aug. 2001, pp.46–51.

  14. Ana Azevedo, Issenin I, Cornea R et al. Profile-based dynamic voltage scheduling using program checkpoints. In Proc. Design, Automation and Test in Europe Conference (DATE), Washington: IEEE Computer Society Press, March 2002, pp.168–178.

  15. Nevine AbouGhazaleh, Daniel Mosse, Childers B R, Melhem R G. Collaborative operating system and compiler power management for real-time applications. In Proc. the Real-time Technology and Application Symposium (RTAS), Toronto, Canada, May 2003, pp.133–143.

  16. Chung-Hsing Hsu, Ulrich Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In Proc. the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, San Diego, California, USA, June 2003, pp.38–48.

  17. Nevine AbouGhazaleh, Daniel Mosse, Childers B R, Melhem R. Toward the placement of power management points in real-time applications. Compilers and Operating Systems for Low Power, Norwell: Kluwer Academic Publishers, 2003, pp.37–52.

Download references

Author information

Authors and Affiliations

  1. School of Computer Science, National University of Defense Technology, Changsha, 410073, P.R. China

    Hui-Zhan Yi & Xue-Jun Yang

Authors
  1. Hui-Zhan Yi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Xue-Jun Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hui-Zhan Yi.

Additional information

Supported by the National High Technology Development 863 Program of China under Grant No. 2004AA1Z2210 and Server OS Kernel under Grant No. 2002AA1Z2101.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Yi, HZ., Yang, XJ. Toward the Optimal Configuration of Dynamic Voltage Scaling Points in Real-Time Applications. J Comput Sci Technol 21, 893–900 (2006). https://doi.org/10.1007/s11390-006-0893-z

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-006-0893-z

Keywords

Search

Navigation