Abstract
This paper presents a strategy for synthesizing analog cascaded filters with optimal test point insertion. The strategy is based on the implementation of a selective divide-and-conquer approach that permits to ensure high fault detection capabilities while limiting DFT penalties and reducing test time. The proposed solution relies on the evaluation of the filter testability at the different inputs and outputs of the cascaded blocks in order to add DFT only when this testability is not sufficient. Efficient testability evaluation is provided through high-level fault modeling and simulation.
Similar content being viewed by others
References
N. Ben Hamida and B. Kaminska, “Analog Circuit Testing Based on Sensitivity Computation,” in Proc. Int’l Test Conference, 1993, pp. 652–661.
J.V. Calvano, V. Castro Alves, M. Lubazewski, and A.C. Mesquita, “Designing for Test Butterworth and Chebyshev Low-Pass of Any Order,” in Proc. IEEE Latin-American Test Workshop, 2002.
E. Cota, M. Lubaszewski, M. Renovell, F. Azaäs, and Y. Bertrand,“Reuse of Existing Resources for Analog BIST of a Switched-Capacitor Filter,” in Proc. Design Automation & Test in Europe (DATE), 2000, pp. 226–230.
P. Fasang, D. Mullins, and T. Wong, “Design For Testability for Mixed Analog/Digital ASICs,” in Proc. IEEE Custom Integrated Circuits Conference, paper 16.5, 1988.
J.G.J. Hemink, B.W. Meijer, and H.G. Kerhoff, “Testability Analysis of Analog Systems,” Trans. On Computer Aided Design, vol. 9, no. 6, pp. 573–583, 1990.
J.L. Huertas, D. Vazquez, and A. Rueda, “On-Line Testing of Switched-Capacitor Filters”, in Proc. VLSI Test Symposium, 1992, pp. 102–106.
G. Iuculano et al., “Multifrequency Measurement of Testability with Application to Large Linear Analog Systems,” IEEE Trans. on Circuits & Systems, vol. CAS–33, pp. 644–648, 1986.
M. Renovell, F. Azaäs, and Y. Bertrand, “A DFT Technique to Fully Access Embedded Modules in Analog Circuits Under Test,” in Proc. IEEE Int’l Mixed-Signal Testing Workshop, 1995, pp. 172–177.
N. Sen and R. Saeks, “Fault Diagnosis for Linear Systems via Multifrequency Measurements,” IEEE Trans. on Circuits & Systems, vol. CAS-26, pp. 457–466, 1979.
M. Slamani and B. Kaminska, “T-BIST: A Built-In Self-Test for Analog Circuits Based on Parameter Translation”, in Proc. Asian Test Symposium, 1993, pp. 172–177.
M. Slamani and B. Kaminska, “Multifrequency Testability Analysis for Analog Circuits,” in Proc. VLSI Test Conference, 1994, pp. 54–59.
M. Soma, “A Design-For-Test Methodology for Active Analog Filters”, in Proc. Int’l Test Conference, 1990, pp. 566–573.
D. Vazquez, A. Rueda, J.L. Huertas, and A.M. Richardson, “Practical DFT Strategy for Fault Diagnosis in Active Analog Filters,” Electronics Letters, vol. 31, no. 15, pp. 1221–1221, 1995.
K. Wagner and T. Williams, “Design For Testability of Mixed-Signal Integrated Circuits”, in Proc. Int’l Test Conference, 1988, pp. 823–828.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Azaïs, F., Lubaszewski, M., Nouet, P. et al. A Strategy for Optimal Test Point Insertion in Analog Cascaded Filters. J Electron Test 21, 9–16 (2005). https://doi.org/10.1007/s10836-005-5283-x
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/s10836-005-5283-x