Abstract
The widening gap between today’s processor and memory performance makes memory subsystem design an increasingly important part of computer design. Processor directed dynamic page policy is proposed by investigating the memory access patterns of applications. Processor directed dynamic page policy changes page mode adaptively in accordance with the directions of processor. It combines the advantages of close page policy and open page policy. The processor directed dynamic page policy is based on future memory access behavior. Compared with the direction information of existing dynamic page policies which is based on the history of memory access behavior, the direction information of processor directed dynamic page policy is more accurate. Furthermore, memory access requests of processor are scheduled based on the page policy to increase the page hit rate and reduce page conflict miss rate. The performance of SPEC CPU2000 benchmarks is improved significantly. The IPC is improved by 7.1%, 5.9% and 3.4% on average compared with close page policy, open page policy and conventional dynamic page policy, respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Wulf, W., McKee, S.: Hitting the Memory Wall: Implications of the Obvious. ACM Computer Architecture News 23(1), 20–24 (1995)
Lin, W.-f., Reinhardt, S.K., Burger, D.: Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. In: Proceedings of the Seventh International Symposium on High Performance Computer Architecture (HPCA 2001), pp. 301–312 (January 2001)
Kanno, Y., et al.: A DRAM System for Consistently Reducing CPU Wait Cycles. In: 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 131–132 (1999)
Watanabe, T., et al.: Access Optimizer to Overcome the Future Walls of Embedded DRAMs in the Era of Systems on Silicon. ISSCC Digest of Technical Papers, pp. 370–371 (1999)
Miura, S., Ayukawa, K., Watanabe, T.: A Dynamic-SDRAM-mode-control Scheme for Low-power Systems with a 32-bit RISC CPU. In: ISLPED 2001, pp. 358–363 (2001)
Schumann, R.C.: Design of the 21174 Memory Controller for DIGITAL Personal Workstations. Digital Technical Journal 9(2), 57–70 (1997)
Hu, W., Tang, Z.: Microarchitecture design of the Godson-1 processor. Chinese Journal of Computers 26(4), 385–396 (2003) (in Chinese)
Hu, W., Zhang, F., Li, Z.: Microarchitecture of the Godson-2 Processor. Journal of Computer Science and Technology 20(2), 243–249 (2005)
Standard Performance Evaluation Corp. SPEC CPU 2000 Documentation (2000), http://www.spec.org/osg/cpu2000/docs
McCalpin, J.D.: STREAM: Sustainable Memory Bandwidth in High Performance Computers, http://www.cs.virginia.edu/stream/
Kroft, D.: Lockup-free Instruction Fetch/Prefetch Cache Organization. In: Proceedings of the 8th annual symposium on Computer Architecture (ISCA 1981), pp. 81–87 (May 1981)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Huan, D., Li, Z., Hu, W., Liu, Z. (2006). Processor Directed Dynamic Page Policy. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_10
Download citation
DOI: https://doi.org/10.1007/11859802_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)