System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs | IEEE Conference Publication | IEEE Xplore