Novel Advanced Analytical Design Tool for 4H-SiC VDMOSFET Devices

Article Preview

Abstract:

An analytical tool to design 4H-SiC power vertical Double-diffused Metal-Oxide-Semiconductor Field-Effect-Transistor is proposed. The model optimizes, in terms of the doping concentration in the Drift–region, the trade–off between the ON–resistance, RON, and the maximum blocking voltage, VBL, that is the Drain-Source voltage for which the avalanche breakdown appears at the p+–well/n-DRIFT junction together with the breakdown of the Gate oxide. Finding such trade-off means to maximize, Figure-Of-Merit. Our results are based on a novel full–analytical model of the electric field in the Gate oxide, EOX, whose generality is ensured by the absence of fitting and empirical parameters. Model results are successfully compared with 2D–simulations covering a wide range of device performances.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

529-532

Citation:

Online since:

May 2017

Export:

Price:

* - Corresponding Author

[1] S. Allen et al., Mat. Sc. Forum, 821–823 (2015) 701−704.

Google Scholar

[2] L. Di Benedetto et al., IEEE Trans. Electr. Dev., 63 (2016) 2474-2481.

Google Scholar

[3] S. Bellone et al., Solid State Electronics, 120 (2016) 6–12.

Google Scholar

[4] S. Bellone et al., Solid State Electronics, 109 (2015) 17–24.

Google Scholar

[5] L. Di Benedetto et al., IEEE Trans. Electron Dev., 63 (2016) 3795-3799.

Google Scholar

[6] ATLAS User's Manual, Ver. 5. 10R, Silvaco Int., Santa Clara, CA, USA, (2005).

Google Scholar

[7] S. Bellone et al., IEEE Trans. Power Electronics, 29 (2014) 2174−2179.

Google Scholar

[8] T. Kimoto et al., Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications, John Wiley & Sons, (2014).

Google Scholar

[9] B. J. Baliga, Fundamentals of Power Semiconductor Devices, Springer−Verlag, (2008).

Google Scholar

[10] A. O. Konstantinov et al., Appl. Phys. Lett., 71 (1997) 90–92.

Google Scholar

[11] A. Saha et al., IEEE Trans. Electr. Dev., 54 (2007) 2786–2791.

Google Scholar

[12] S. Bellone et al., IEEE Trans. Instr. and Meas., 57 (2008) 1112-1117.

Google Scholar

[13] G.D. Licciardo et al., IEEE Trans. Power Electronics, 30 (2015) 5800-5809.

Google Scholar

[14] K. Matocha et al., Mat. Sc. Forum, 778–780 (2014) 903–906.

Google Scholar